# UDP: Utility-Driven Fetch Directed Instruction Prefetching

Presented in ISCA 2024

Surim Oh\*, Mingsheng Xu\*, Tanvir Ahmed Khan\*\*, Baris Kasikci\*\*\*, Heiner Litz\*

\*University of California Santa Cruz \*\*Columbia University \*\*\*University of Washington





### The large instruction footprint responsible for a quarter of pipeline stalls!



2

[G. Ayers et al. 2019]



## FDIP Falls Short of a Perfect Instruction Cache



Ideal icache's speedup over today's FDIP

### Related Work and Our Goal



## Research Problems



• Why does FDIP fail to eliminate frontend stalls?

A detailed analysis of the state-of-the-art FDIP



 How can we leverage insights to reduce frontend stalls? UFTQ: Dynamically adapts the FTQ size

**UDP**: Prefetches <u>only useful</u> instructions



## Workload Study

• 10 Data center applications

- Application-specific 10M instruction simpoints
- Aggregated simpoints based on their weights
- Warmed up with 10M instructions











MySQL, PostgreSQL: sysbench OLTP-like database benchmark

Clang, GCC: Building SPEC CPU 2017

HHVM OSS-perf benchmark



mongoDB

Verilog simulator

mongo-perf benchmark







**Gradient Boosting Library** 

## Simulation Environment

• Open-source, cycle-accurate Scarab simulator

Hardware Parameter	Value		
CPU	Sunny-Cove-like		
Frontend width and retirement	6-way		
Functional Units	4 ALU, 2 Load, 2 Store		
Branch Predictor	TAGE-SC-L		
Branch Target Buffer (BTB)	8K entries		
Instruction Prefetcher	FDIP		
Data Prefetcher	Stream		
L1 instruction cache	32 KiB, 8-way, 3 cycles		
L1 data cache	48 KiB, 12-way, 4 cycles		
L2 unified cache	512 KiB, 8-way, 13 cycles		
LLC unified cache	Shared 2MiB/core, 16-way, 36 cycles		

Decoupled Frontend Parameter	Value	
FTQ blocks per cycle	2	
FTQ block size	32 Bytes	

### Analysis: Optimal Run-ahead Distance (FTQ depth)





#### Large FTQ depth:

- Improves prefetch timeliness
- Increases off-path prefetches

## Analysis: Timeliness, Off-path vs. On-path, Usefulness



Applications require different FTQ depth to achieve timeliness

More off-path prefetches with larger FTQ depth

Limiting off-path prefetches through bandwidth throttling and FTQ depth is insufficient.

## Analysis: Usefulness of Off-path Prefetches

- 1 if (cond) a++;
- 2 else a--;
- 3 b += a; //Merge Point

Line 3 is a useful off-path candidate after a merge point.

### Off-path prefetches are



#### No one-size-fits-all FTQ ?



## UFTQ : Application-specific FTQ Size

 $Utility Ratio = \frac{\Pr efs_{useful}}{\Pr efs_{useful} + \Pr efs_{unuseful}}$ 

 $Timeliness Ratio = \frac{P_{ref.hits}}{icache_{pref.hits} + MSHR_{pref.hits}}$ 

icache\_\_\_\_\_\_\_\_

Dynamically adjusting the FTQ size for a given workload by leveraging utility ratio and timeliness ratio

No one-size-fits-all FTQ

Application	Optimal FTQ	Utility	Timeliness
mysql	56	0.77	0.93
postgres	76	0.85	0.96
clang	54	0.79	0.95
gcc	60	0.72	0.93
drupal	28	0.64	0.85
verilator	84	0.64	0.46
mongodb	38	0.69	0.85
tomcat	24	0.69	0.82
xgboost	12	0.30	0.31
mediawiki	18	0.62	0.83
Average (Geomean)	42	0.65	0.75
Correlation Coefficient	-	0.63	0.21

- Trained on 80% of randomly selected simpoints
- Evaluated on non-trained 20% of simpoints •

• **UFTQ-AUR**: find <u>Queue Depth satisfying AUR</u> (QDAUR) and adjust FTQ size

1) start from Average FTQ (39) 2) measure Utility Ratio of the next 1000 prefetches 3) if Utility Ratio < AUR, reduce FTQ size

- **UFTQ-ATR**: find <u>Queue Depth satisfying ATR</u> (QDATR) and adjust FTQ size
- **UFTQ-ATR-AUR**: find QDAUR then QDATR
  - $FTQ_{size} = -0.34 \cdot QDAUR + 0.64 \cdot QDATR$ +  $0.008 \cdot QDAUR^2$  +  $0.01 \cdot QDATR^2$  $-0.008 \cdot ODAUR \cdot ODATR$

## UFTQ: AUR-ATR (FTQ size based on Utility & Timeliness)

- Measure utility & timeliness with four 10-bit counters two 32-bit fixed point registers (ratios)
- Adapt FTQ size dynamically





### UFTQ : Evaluation - Speedup





UFTQ-ATR-AUR only prevents either inaccurate or untimely prefetches.



Reached an optimal FTQ, however, still have unuseful prefetches polluting icache. → Can we filter out unuseful prefetches and improve timeliness of useful prefetches even more?

## UDP : Utility-Driven Instruction Prefetch

- Learn usefulness of each prefetch candidate
- Predict if FDIP is on or off-path based on branch confidence
- On-path: Always prefetch
- Off-path: No prefetch unless address is in bloom filter



#### **Seniority FTQ**

smaller than reorder buffer (ROB)

#### **UDP cache (useful-set)**

**8KB Bloom Filter:** 1-block/2-block/4-block filters

#### Filter Management:

Clear the filter when full and the unuseful ratio reaches 75%

#### UDP : Evaluation - Speedup



UDP provides substantial performance gains of up to 16.1% for xgboost and 3.6% on average.

## UDP : Evaluation – Icache Misses & Inst lost due to misses

MPKI: Misses Per Kilo Instructions



Benchmarks



## Contribution



FDIP fails to eliminate all icache misses



Quantify the effect of untimely prefetches & inaccurate off-path prefetches



UFTQ, dynamically adapt the prefetch aggressiveness of FDIP



UDP, only prefetch useful prefetches



## Analysis: FDIP Recovery Frequency





Recoveries act as a natural throttling condition for FDIP.



FDIP cannot run ahead (fully exploit FTQ) due to BTB misses and BP mispredictions.

## Merge Point Study



• How to increase the run-ahead distance even with frequent recoveries?

#### On a recovery, can FTQ not be flushed?



## Please check out our resources!

- Resources
  - Scarab + Decoupled frontend: <a href="https://github.com/Litz-Lab/scarab">https://github.com/Litz-Lab/scarab</a>
  - Scarab Infrastructure: <u>https://github.com/Litz-Lab/Scarab-infra</u>
    - Dockerfiles for data center workloads ready to run with DynamoRIO (collecting traces) and Scarab simulation
- Email: soh31@ucsc.edu



